Study of subthreshold behavior of FinFet by Murugan, Balasubramanian
UNLV Retrospective Theses & Dissertations 
1-1-2003 
Study of subthreshold behavior of FinFet 
Balasubramanian Murugan 
University of Nevada, Las Vegas 
Follow this and additional works at: https://digitalscholarship.unlv.edu/rtds 
Repository Citation 
Murugan, Balasubramanian, "Study of subthreshold behavior of FinFet" (2003). UNLV Retrospective 
Theses & Dissertations. 1604. 
https://digitalscholarship.unlv.edu/rtds/1604 
This Thesis is protected by copyright and/or related rights. It has been brought to you by Digital Scholarship@UNLV 
with permission from the rights-holder(s). You are free to use this Thesis in any way that is permitted by the 
copyright and related rights legislation that applies to your use. For other uses you need to obtain permission from 
the rights-holder(s) directly, unless additional rights are indicated by a Creative Commons license in the record and/
or on the work itself. 
 
This Thesis has been accepted for inclusion in UNLV Retrospective Theses & Dissertations by an authorized 
administrator of Digital Scholarship@UNLV. For more information, please contact digitalscholarship@unlv.edu. 
STUDY OF SUBTHRESHOLD BEHAVIOR OF FINFET
by
Balasubramanian Muragan
Bachelor of Engineering 
Bharathidasan University, India 
1999
A thesis submitted in partial fulfillment 
of the requirements for the
Master of Science Degree in Engineering 
Department of Electrical and Computer Engineering 
Howard R. Hughes College of Engineering
Graduate College 
University of Nevada, Las Vegas 
December 2003
R ep ro d u ced  with p erm issio n  o f  th e  copyrigh t ow n er. Further reproduction  prohibited w ithout p erm ission .
UMI Number: 1417781
Copyright 2004 by 
Murugan, Balasubramanian
All rights reserved. 
INFORMATION TO USERS
The quality of this reproduction is dependent upon the quality of the copy 
submitted. Broken or indistinct print, colored or poor quality illustrations and 
photographs, print bleed-through, substandard margins, and improper 
alignment can adversely affect reproduction.
In the unlikely event that the author did not send a complete manuscript 
and there are missing pages, these will be noted. Also, if unauthorized 
copyright material had to be removed, a note will indicate the deletion.
UMI
UMI Microform 1417781 
Copyright 2004 by ProQuest Information and Learning Company. 
All rights reserved. This microform edition is protected against 
unauthorized copying under Title 17, United States Code.
ProQuest Information and Learning Company 
300 North Zeeb Road 
P.O. Box 1346 
Ann Arbor, Ml 48106-1346
R ep ro d u ced  with p erm issio n  o f  th e  copyrigh t ow n er. Further reproduction  prohibited w ithout p erm ission .
ITNTV Thesis ApprovalThe Graduate College 
University of Nevada, Las Vegas
10/20 ,20 03
The Thesis prepared by
BALASUBRAMANIAN MURUGAN
Entitled
STUDY OF SUBTHRESHOLD BEHAVIOR OF FINFET
is approved in partial fulfillment of the requirements for the degree of 
MASTERS IN ELECTRICAL AND COMPUTER ENGINEERING
Exam ination C om m ittee M em ber  
E xam ination C om m ittee M em ber  
Graduate College Faculty  Representative
Exam ination C om m ittee Chairnymttefchai
Dean o f the G raduate College
PR/1017-53/1-00 11
R ep ro d u ced  with p erm issio n  o f  th e  copyrigh t ow n er. Further reproduction  prohibited w ithout p erm ission .
ABSTRACT 
Study Of Subthreshold Behavior Of FinFET
by
Balasubramanian Murugan
Dr. Rama Venkat, Examination Committee Chair 
Professor of Electrical and Computer Engineering 
University of Nevada, Las Vegas
The study of subthreshold behavior of Metal Oxide Semiconductor Field Effect 
Transistor (MOSFET) is critically important in the case of submicron devices for the 
successful design and implementation of digital circuits. Fin Field Effect Transistor 
(FinFET) is considered to be an alternate MOSFET structure in the deep sub-micron 
regime. A 3D Poisson equation solver is employed to study the subthreshold behavior of 
FinFET. Based on potential distribution inside the fin, the appropriate band bending and 
the subthreshold value called the S-factor is calculated. It is observed that the S-factor of 
the device increases as the channel width, Tfm increases. This is attributed to the fact that 
the change in the band bending is less than the change in the applied gate voltage. This is 
only a first order analysis; hence the device is simulated in a device simulator Taurus. It 
is observed that the S-factor increases exponentially for channel lengths Lg < l.STfm. 
Further, for a constant Lg, the S factor is observed to increase as Tfm increases. An 
empirical relationship between S, Lg and Tfm is developed based on the simulation results, 
which can be used as a rule of thumb for determining the S-factor of devices.
Ill
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CHAPTER 1 
INTRODUCTION
Scaling the device dimensions has been a primary factor behind improving the 
performance of integrated circuits. For the past three decades, the scaling of 
Complementary Metal Oxide Semiconductor (CMOS) devices has provided the basic 
means for improving the device density, speed, and power reduction in integrated 
circuits. Scaling of CMOS devices will ensure the continued growth of semiconduetor 
industry. The scaling of conventional bulk CMOS device structure is gradually reaching 
its limit, because as devices are scaled, the control of the gate on the channel decreases, 
which is indicated by the presence of high Short Channel Effect (SCE) in the device. 
Hence, the need for an alternate device structure becomes inevitable.
The Fin Field Effect Transistor (FinFET), a novel device structure proposed by 
Hisamoto et. al. [1] in 1998, was found to be a prominent device structure for fabricating 
MOSFET devices below 0.1 fJm technology. FinFET is a double-gated structure with two 
side gates controlling the narrow channel (fin). The channel is fully depleted due to the 
heavily doped source/drain regions. The source/drain regions of FinFET are raised in 
order to reduce the series source/drain resistance of the device. FinFET shows excellent 
MOSFET characteristics when fabricated even up to a very small channel length, \Q nm 
[2].
The study of the subthreshold behavior of FinFET becomes highly important because,
1
R ep ro d u ced  with p erm issio n  o f  th e  copyrigh t ow n er. Further reproduction  prohibited w ithout p erm ission .
when devices are scaled, the leakage current flowing in the device will be very high. The 
subthreshold behavior is defined as the behavior of the device when the gate voltage is 
less than the threshold voltage (V th) of the device. The subthreshold behavior is measured 
using a parameter called the S-factor which is obtained from the inverse of the slope of 
the In(lDs) - Vgs curve in the subthreshold region of operation of the device.
In the subthreshold region of a MOSFET, the current Ids is not zero, but there is a 
small diffusion current flowing in the device from source to drain. This diffusion current 
is inversely and exponentially related to the diffusional barrier faced by the carriers in 
moving from source to drain. When the channel length decreases, the control of the gate 
on the channel decreases, which in turn decreases the diffusional barrier faced by the 
carrier moving from source to drain. Consequently, the diffusional current and the S- 
factor of the device increases.
The S-factor of FinFET can be calculated from the band bending []. The band 
bending from source to drain is calculated by simulating the FinFET ehannel in a 3D 
electromagnetie simulator. For calculating the band bending, the potential inside the 
channel has to be calculated. Since FinFET is a fully depleted device, the spatial charge 
due to dopant atoms cannot be neglected and hence the Poisson equation is used for 
calculating the potential inside the channel. From the spatial variation of the potential 
inside the channel, the band bending is calculated. For different values of Vos, the change 
in the band bending is calculated, which, in turn, is used to calculate the S-factor of the 
device. The S-factor of devices with different fin dimensions are calculated and 
compared with the experimental results [1].
The analysis of the subthreshold behavior of FinFET by solving the Poisson equation
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is only a first order analysis. The effect of drain potential on the channel to drain junction, 
parasitic source/drain resistance, and other secondary effects occurring in the device are 
not included in this first order analysis. The simulation of FinFET in the device simulator 
Taurus [4] will give a more accurate S-factor for the device.
The n^ and p^ poly gate cannot be used as a gate material for deep sub-micron devices 
due to the low V* and difficulties in processing the material [5]. Hence there is an urgent 
need for an alternate gate material that is process-compatible with current silicon process 
with a metal-semiconductor work function difference close to the mid-band work 
function.
In our process simulation of FinFET, an alternate gate material, nickel silicide, is 
used. The nickel silicide is process-compatible and has a metal-semiconductor work 
function close to mid-band work function. From the device simulation of FinFET, the 
I ds - V gs and In(Ios) - V gs characteristics were plotted. From the In(Ios) - V gs 
characteristics, the S-factor of the device is calculated. The S-factor of FinFET with 
different device dimensions is computed from simulations and the effect of device 
dimension on the subthreshold behavior is studied.
1.1 Organization Of The Thesis 
In Chapter 2, the literature review on MOSFET scaling, subthreshold conduction, 
device fabrication, gate engineering for FinFET, silicide contacts, device simulation, and 
fabrication o f  VLSI circuits using FinFET d ev ices are discussed. In ehapter 3, a detailed  
analysis on the subthreshold behavior of the FinFET based on the Poisson equation and 
Laplace equation is presented along with the results and discussions. The analysis and
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results of subthreshold behavior of FinFET using process and device simulator Taurus are 
described in chapter 4. Finally, the conclusions and recommendations for further research 
in this topic are presented in chapter 5.
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CHAPTER 2
LITERATURE REVIEW
2.1 MOSFET Scaling
Taur [6] discussed various issues and challenges faced by researchers when scaling 
CMOS devices beyond 0.1 ftm regime. According to the scaling rule, when CMOS 
devices are scaled, the doping concentration of the channel increases and the oxide 
thickness decreases. For gate lengths below 0.1 /m , the required oxide thickness is less 
than 1 nm. It is not advisable to have an ultra-thin gate oxide material, because the gate 
leakage current increases due to direct tunneling. But it is possible to scale bulk CMOS 
devices to 25 nm without reaching the critical limit imposed on the oxide thickness (tox =
1.5 nm).
In general, the Short Channel Effects (SCE) will be high in deep sub-micron devices. 
To control the SCE in 25 nm CMOS devices, a highly abrupt and non-uniform doping 
profile called Super-Halo structure is used [6]. One of the major advantages of super-halo 
stmcture is that the V* is independent of vertical junction depth. Consequently, a device 
with super-halo structure does not require ultra-shallow junction depth as proposed by the 
scaling rule. The drive current in these devices will be high because of less source-drain 
resistance.
Monte-Carlo simulation of a 25 nm CMOS device was performed to study the delay 
characteristics of these devices [6]. The simulation result indicates a delay time of
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7 - 7.5 ps, which is about three times faster than the 100 nm CMOS devices. Transient 
analysis using Monte-Carlo simulations of a 3-stage ring oscillator was also performed 
for this device.
In the deep sub-micrometer regime, the alternate MOSFET devices exhibit a better 
device performance when compared to the conventional planar CMOS devices. Taur [7] 
studied the salient features of some of the alternate MOSFET devices such as Silicon On 
Insulator (SOI), strained Si on SiGe, and low temperature CMOS devices. The major 
advantage of these partially depleted SOI devices is the low junction capacitance. On the 
other hand, the fully depleted SOI devices have the advantage of steeper subthreshold 
slope and zero body effect. When a layer of silicon is deposited on SiGe layer, the 
deposited silicon layer gets strained and a device built out of it will have high carrier 
mobility due to the strain effects on the energy band structure. The low temperature 
device has a faster switching capability, which is indicated by a steeper subthreshold 
slope. Moreover, an increase in carrier mobility was observed when the MOSFET was 
operated at T = 100 AT.
Kubicek et. al. [8] studied various issues related to device design in the deep sub­
micrometer regime. The major limitation of device scaling in the deep sub-micrometer 
regime is high SCE. However, a combination of Super Steep Retrograde (SSR) channel 
profile and Halo doping in [8], can control SCE in deep submicron devices. In the deep 
sub-micrometer regime, one of the problems encountered by poly-Si gate electrode is 
boron penetration into the ehannel from the p o ly  gate resulting from the thin (3 «/«)-gate  
oxide layer. This problem was overcome by using nitrided oxide. Furthermore, replacing 
the poly-Si with alternative gate materials having suitable work function could also solve
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the problem. The potential candidates capable of replacing poly-Si are TiSiz, WSi, NiSi, 
and etc.,. There is an urgent need for finding an alternate gate material with high 
dielectric constant. For a constant capacitance, the use of high-K dielectric material will 
allow larger thickness of the gate material, which, decreases the gate tunneling current.
Eaglesham [9] discussed the present status and the possible future growth of process 
technologies used for fabricating deep sub-micron planar devices and alternate MOSFET 
fabrication methodologies. The most recent 193 nm - lithography technique is used in 
0.13 pm technology. The photolithography with UV light is used in this tool, but in the 
future, lasers and extreme Ultra-Violet (soft X-rays) will be used instead of UV light. 
With continued scaling of the devices, the Vth of the device decreases. For the deep sub 
micron devices, the Vth is approaching the thermal limit of 0.3 V. The potential solution 
for this problem is low temperature CMOS devices, SOI devices, or other alternate 
MOSFET device structures whose Vth is greater than the thermal limit imposed on them. 
When the devices were scaled, the RC time constant of the devices was found to increase 
rapidly due to the increase of source/drain series resistance. The use of low resistive 
interconnects could reduce the high source/drain series resistance caused by their ultra­
shallow junctions.
Chau et. al. [10] demonstrated a 30 nm conventional CMOS device with an NMOS 
delay of 0.94 ps and a PMOS delay of 1.7 ps. A record high g -^sat value of 1200 mS/mm 
for NMOS and 640 mS/mm for PMOS were reported. A very low off-current of XnA/ptm 
at 1.0 F and a subthreshold slope of 100 mV/dec were reported. These results indicate that 
the next generation 10 nm technology can be realized using the conventional planar 
CMOS design and process flow.
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2.2 Subthreshold Conduction
Brews [11] came up with an analytical model for predicting the subthreshold behavior 
of uniformly/non-uniformly doped long channel MOSFET. The subthreshold behavior of 
a MOSFET is characterized by a parameter called S-factor (S) given by:
S = 2.3x d KGS
d H h s ) .
(mV/dec) (2 1)
where dVos is the change in the applied gate voltage and dln(Ios) is the change in the 
drain to source current. The alternative expression for subthreshold value is given by:
S = (In 10) X kT X 1 + ^
V J
(mV/dec) ( 2.2)
where Cd is the depletion capacitance and Co is the oxide capacitance. However, when 
the channel is non-uniformly doped, the equation for S is slightly modified as given 
below:
(kT/q)x(lnlO)x(l + Co / C J
(2 3)
{ (l- ((2 /a ')x (C ^ /C j')}
where a=V2 *(Ksctox)/(KoxLB), Ksc and K^ x are permittivities o f silicon and oxide, 
respectively, and tox is the oxide thickness.
For voltages well below the threshold, the surface band bending is constant, resulting 
in no electric field to drive the current from source to drain. Hence, the only mechanism 
that can cause the current to flow from source to drain in the device is diffusion. For V ds 
values greater than 3(kT/q), the sub threshold current will become independent of the 
drain bias because e^ « 1 .0 , which is indicated by the following equation given in [12]:
I ds = (W/L)(KT/q) |i C d n; exp
nkT 2kT
X ] 1 -  exp
kT
( 2 3 )
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where W is the width of the device, L is the channel length, k is boltzmann constant, T is 
temperature, q is charge, |i is mobility of carriers, Cd is depletion capacitance, ni is 
intrinsic carrier concentration, V gs is the applied gate voltage, V g s* is the value of V gs at 
t|fs = l-5< ,^ Ys is the surface potential, bulk potential, n is given by an expression
n =
C\  J
, C o  is the oxide capacitance and V ds is the drain to source voltage.
Unlike the long channel devices, subthreshold conduction in short channel devices is 
dependent on the drain voltage. This is because the increase in V ds rapidly extends the 
drain depletion region towards the source, forcing the device to enter the punch through 
state. Taylor [13] gave a definition for subthreshold conduction that included the effect of 
drain and substrate bias. Moreover, the subthreshold current is an exponential dependant 
on the surface potential; small effects of trapped surface or bulk charge will have a 
serious impact on the subthreshold current.
Shin et. a/. [14] reported that the subthreshold characteristics of the planar MOSFET 
is independent of the channel length. The reason for that is the pile up of channel dopant 
near the source and drain ends that behaves similar to the halo doping [In halo doped 
structures, the channel concentration is higher near the source and drain regions]. The 
advantage of halo doping is that it will prevent the deep punch through effect from 
happening in the short channel devices. It was shown that subthreshold value was almost 
the same for all devices between Lgff of 2.95 [Jm to Leff of 0.1 jJm. Simulation results of 
these devices with channel dopant pile up near the ends of source and drain also show 
excellent agreement with experimental values.
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2.3 Device Fabrication 
Progress in device scaling using conventional e-beam and photolithography 
techniques could not be achieved beyond a certain device dimension because the 
wavelengths of electromagnetic beams used in the above-mentioned methods could not 
be decreased beyond a critical limit. A breakthrough was made by Choi et. al. [15] who 
proposed the "Spacer Patterning Technique". In the spacer patterning technique, the 
starting material is an SOI wafer. Converting it to oxide, which serves as a hard mask, 
reduces the thickness of silicon on the wafer. A layer of Sio.4Geo.6 is deposited by Low 
Pressure Chemical Vapor Deposition (LPCVD) process, patterned with optical 
lithography and followed by, plasma etching for forming sacrificial structures for spacers. 
After patterning. Poly Silicate Glass (PSG) is deposited by LPCVD process, which 
covers the Sio.4Geo.6 material. The sacrificial silicon germanium is then removed by dry 
etching followed by deposition of photoresist for making the source/drain regions. 
Removing the unexposed oxide and silicon layer creates the device with fin and the 
source/drain regions. For making the gate, the gate material is deposited and then 
patterned using conventional lithography and etching process.
Using this spacer patterning technique [15], devices with fin widths as small as
6.5 nm were obtained. As a consequence, an increase in device density and uniformity of 
fin widths was obtained. However, a drawback of this method was that it could create fin 
widths of only one particular dimension. This is due to the fact that the LPCVD process, 
w hich  deposits material uniform ly on the w afer as a w hole, determ ines the fin width. But 
this problem was overcome by using photo-resist to define different fin, source and drain 
sizes.
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The major advantage of using this spacer patterning technique for both NMOS and 
PMOS devices was that an improvement in device performance due to smaller fin widths 
was observed. When the fin width becomes small, the gate has better control on the 
channel and hence, the OFF-current in the device is less. A CMOS device fabricated 
using this technique did not exhibit any kind of performance enhancement and exhibited 
only a low-drive current for an NMOS device [16]. Further, the observed performance of 
the NMOS device was found to be worse than that of the PMOS device. Surface 
roughness created by the dry etching process was found to be the cause of this poor 
performance. A quantum mechanical analysis of the NMOS device showed that the 
centroid of the electron inversion charge was closer to the gate-oxide interface than the 
centroid of the hole inversion charge in the PMOS device. Thus, more electrons were 
possibly trapped in the surface traps.
In earlier FinFETs, the parasitic resistance of the source and drain were very high due 
to narrow fin width. Lindert et. al. [17] reduced this parasitic resistance by using raised 
source/drain regions. This structure was created by selectively growing 70 nm of Ge by 
LPCVD (Low Pressure Chemical Vapor Deposition) process. The height of the Ge layer 
was limited by the height of the gate to prevent accidental bridging of the gate and the 
source and drain regions. The source and drain regions were doped with phosphorus. The 
p-doped germanium was found to decrease the parasitic resistance created by the very 
thin source and drain regions. The measured ON-current in the devices with raised 
source-drain was found to be 28% more than that of the FinFET structure without a 
raised source/drain.
Lindert et. al. [18] demonstrated a fabrication process for sub-60nm FinFETs. The
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measured ON-current in the device was 475 pA/fm . The observed low ON-current was 
due to improper fin width definition and high source/drain resistance. The Vth of this 
device was in the range 1.2 - 1.7 V. The reason for such a high Vth is unclear. Using the 
data from C-V measurements, the electrical oxide thickness was determined. The 
electrical oxide thickness was found to be higher than the physical oxide thickness due to 
the location of the centroid of the quantized inversion layer. Poly Depletion effeet (PD 
effect) was not observed in this device, because a p-type material was used as the gate in 
NMOSFET.
Devices with thin body of less than AOnm were experimentally demonstrated by Fried 
et. al. [19]. The fabrication process yielded devices with nearly ideal S-factor value of 
68 mV/dec for 100 «w-channel length. The devices also exhibited very low Drain Induced 
Barrier Lowering (DIBL) of 57 mV/V and a high transconductance at saturation gm,sat 
(greater than 400 S/m). The measured Iqn and Iqff currents were not reported.
In 1999, Huang et. al. [20] fabricated a smaller PMOS FinFET of 18nm-gate length. 
In a 45 nm gate length PMOS FinFET, ON-current of 820 pA /jm  was measured. The 
high ON-current is due to the presence of raised source/drain structures, which reduces 
the high source/drain series resistance. The I-V characteristics measured from the 
experiments closely matched the 2-D simulations based on the energy balance model.
Hisamoto et. al. [1] fabricated a self aligned double-gate FinFET structure with a gate 
length of 17 nm. The short channel effect in this small gate length device was effectively 
suppressed by the thin fin width. The sequence of fabrication process was different from 
the conventional FinFET device fabrication process. The source and drain regions were 
formed first, followed by the gate region. The poly SiGe was used as a gate material for
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the device due to its ability to change the work function of the material by altering the Ge 
mole concentration. Another advantage of using poly SiGe is its process compatibility 
with the poly-Si gate process.
Yu et. al. [2] demonstrated the world’s smallest transistor, a FinFET with a gate 
length of \Onm. The device showed excellent short channel behavior. For a gate length of 
10 nm, the measured subthreshold slopes were 125 mV/dec and 101 mV/dec for NMOS 
and PMOS FinFETs, respectively. The measured DIBL’s were 71 mV/V for NMOS and 
129 mV/V for PMOS. The gate delays were 0.34 ps and 0.43 ps for NMOS and PMOS 
FinFETs, respectively. For a gate length of 55 nm, the FinFETs behaved like an ideal 
MOSFET. The NMOS FinFET exhibited a S-factor value of 64 mV/dec, while a S-factor 
value of 68 mV/dec was measured for the PMOS FinFET. A record high 
transconductance of 633 jjS/ptm at a Vdd of 1.2 V was reported for a 105 «w-gate length 
device.
2.3.1 Gate Engineering For Finfet
A FinFET with asymmetric and symmetric polysilicon gate was fabricated by 
Kedzierski et. al. [21]. FinFETs fabricated with asymmetric gates exhibited a very low 
OFF-current of less than 100 nA/fJm. The low OFF-current is due to the longer channel 
length (Lg =180 nm). The Vth of the asymmetric double gate NMOS FinFET was 0.1 V 
and that of the PMOS FinFET was -0.1 V. On the other hand, the symmetric gate devices 
showed higher current levels for both NMOS and PMOS devices than the asymmetric 
gate devices.
Kedzierski et. al. [22] fabricated the metal-gate FinFET using total gate silicidation 
process. Since, using a gate with a suitable work function could control the V* of the
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device, CoSiz, CoSi, NiSi2, NiSi, PdSi and Co(i.x)NixSi2 were tested as gate materials for 
an undoped Si channel. Using a metal gate would eliminate the Poly Depletion effect (PD 
effect). But, the increase in transconductance due to the elimination of this PD effect was 
negligible. A comparison of device performance was made between the metal gate 
FinFET and degenerately doped poly-Si gate FinFET, and it was observed that the device 
performance was not significantly improved by the use of metal gate in the 
180 «OT-channel length devices.
Choi et. al. [5] demonstrated a fabrication process which reduced the surface 
roughness of the fin. In this process, after etching the silicon for channel formation, 
hydrogen annealing was performed. Hydrogen annealing produces a better surface 
quality due to the elimination of Si dangling bonds by the formation of Si-H bonds, 
which, leads to an improvement in the device performance. Further, the work function of 
the gate material can change the V* of the device; selective implantation of molybdenum 
in the gate was suggested as a possible method for changing the work function of gate 
material.
Ranade et. al. [23] demonstrated a method of tuning the work function of the 
molybdenum gate by changing the molybdenum concentration. The work function of 
molybdenum could be lowered by ion implantation using nitrogen ions (N^), which 
results in the formation of M0 2 N. It was observed that by changing the concentration of 
in Molybdenum the work function of the gate material could be varied.
2 .3 .2  S ilicide Contacts 
Lin et. al. [24] fabricated a Schottky-barrier metal-oxide-semiconductor device using 
PtSi. This process was an improvement over their previous work in which CoSi2 was
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used [25]. In PMOS devices, the ON-current of the Self-Aligned (SA) structure was more 
than that of the NON-Self Aligned (NSA) structure. The parasitic resistance in the NSA 
structure was the reason behind the low ON-current. The increase in offset length of 
source and drain regions in [25] leads to an increase in parasitic resistance. The device 
performance was unsatisfactory for an NMOS device fabricated using this technique.
Morimoto et. al. [26] studied various silicides (like NiSi, TiSii, WSi and CoSi) for 
making contacts for advanced logic devices. The nickel silicide (NiSi) is formed by 
depositing the nickel metal over the doped polysilicon material and then heating the 
material to high temperature of -600 U” when the nickel reacts with silicide to form 
nickel silicide. The titanium silicide (TiSii) formed using the same processing procedure 
was considered as an alternative material for poly-Si gate and also for the source/drain 
contacts. However, the major disadvantage of using titanium silicide is that its contact 
resistance with p-type diffusion layer is high, since titanium silicide layer absorbs huge 
number of boron atoms from the p^ silicon layers during the thermal processing. The 
absorption of boron atoms into the TiSii leads to a p - TiSii schottky contact, which is 
unacceptable. The advantages of the nickel silicide over titanium silicide are lower 
schottky barrier height for holes due to non-absorption of boron by nickel silicide (when 
compared to TiSi2 and CoSi) and lower temperature of formation of NiSi (monosilicide). 
In view of these advantages, nickel silicide is considered the best choice for contacts in 
deep sub-micrometer devices.
Ho et. al. [27] experimented the thermal stability of nickel monosilicide (NiSi) on 
various silicon substrates. The results of the experiments reveal that the NiSi is thermally 
stable on crystalline silicon (c-Si) and poly-Si (p-Si) up to 700 T7, whereas it is thermally
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unstable on amorphous silicon (a-Si) above 300‘C. The thermal instability of nickel 
silicide in amorphous silicon is due to the diffusion of Ni into the amorphous Si layer. 
This enhances poly-Si grain growth and covers the silicide, leading to agglomeration. To 
avoid agglomeration and excess consumption of silicon by forming NiSi2, pure NiSi is 
deposited on p-Si and a-Si. The results of the experiments indicate that the silicide has a 
low sheet resistance and a very good thermal stability of silicide up to 1000 T7. But the 
disadvantage of this technique is that it is very difficult to deposit and etch NiSi.
Poon et. al. [28] demonstrated that the NiSi material is thermally stable and its 
thermal properties are independent of the line width. The sheet resistance of the NiSi 
material on p-type poly-Si lines was found to be almost constant up to 700 “U for an 
annealing time of 1 hour. The sheet resistance was found to be constant for various poly- 
Si line widths up to 0.15 fjm', this high thermal stability of nickel silicide is due to the 
large poly-Si grain resulting from the heavy doping of poly-Si.
Krivokapic [29] demonstrated that in Fully Depleted SOI (FDSOI) devices, the gate 
oxide leakage could be reduced and the carrier mobility could be increased by using NiSi 
as gate material. The use of metal gate with undoped channel results in higher Vth than 
poly-Si as gate electrode. Since the channel was undoped, the observed vertical electric 
field component was less; hence, the gate leakage current was nominal. The gate leakage 
current decreased by more than one order of magnitude when compared to that of poly 
gate. Also, there was no poly depletion effect, since a metal was used as the gate 
electrode.
Alperin et. al. [30] demonstrated a self aligned titanium silicide (TiSi) process for 
VLSI applications. It is difficult to deposit and etch in the conventional silicide
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interconnection technique (depositing a silicide material directly on poly-Si). The self- 
aligned silicide process is free from all the problems encountered in deposition and 
etching. In this process, a titanium film was deposited after the gate and source/drain 
regions were formed. Then, the titanium was selectively allowed to react with the 
underlying silicon to convert it to TiSi. The influence of the low resistive material, TiSi, 
was studied by fabricating an SRAM circuit with 0.2 im  technology. Care was taken to 
avoid high tensile stress from TiSi on the gate oxide, as it will affect the gate oxide 
integrity. During silicide formation, the source/drain regions are partially converted to 
silicide and hence care was taken not to consume the junctions. Finally, it was ensured 
that the process conditions after the silicide formation did not degrade the silicide sheet 
resistance and the metal to silicide contact resistance. The output of the test structures 
reveal that the device with silicided contacts did not show any performance improvement 
and its S-factor was equal to the devices without silicides. This was attributed to the use 
of improper process parameters in building the SRAM.
2.4 Device Simulation 
Pei et. al. [31] studied the design considerations of FinFET in order to reduce the 
short channel effect and Vth roll-off effect in the device. A three-dimensional simulation 
and analytical modeling of S-factor using 3-D Laplace equation was performed. By 
taking various cut-lines along the channel, the S factor was calculated for different 
devices and the results showed that the most leaky path was in the middle of the device. 
The numerically and analytically simulated S-factor values were compared with limited 
experimental values. The simulated S factor deviated significantly from the experimental
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S-factor. This might be because of neglecting the dopant charge due to ionized acceptors, 
lesser oxide drop due to less oxide thickness and the method of calculating the S-factor 
by taking a 1-D outline from source to drain.
Tang et. al. [32] analyzed the device performance of FinFET using Medici (2-D 
device simulation tool). The FinFET characteristics were compared with its competing 
double gate MOSFET devices such as the Ground plane MOSFET and the ultra-thin 
body MOSFET. The comparison was based upon the performance of these devices for 
the benchmarked circuits. The results of the comparison showed that the FinFET device 
outperformed the other two structures for all the supply voltages and circuits. One 
advantage of the ground plane device over the FinFET is that its Vth is tunable. However, 
the high leakage current in this device is a disadvantage.
I-V characteristics, spatial electron distribution under the gate, and quantum 
mechanical shift of inversion layer in the FinFET device were studied by Liu et. al. [33] 
using 2-D simulation tool, Medici. A 3-D simulation of the same device was also done 
using Davinci, but it was reported that the 3-D simulation results did not agree well with 
that of the 2-D.
It is very difficult to get a uniform source/drain doping profile when ion implantation 
is done for the source/drain formation. The effect of non-uniform source/drain profile on 
the device performance was studied by Woo et. al. [34]. The analysis showed that the 
DIBL decreases to a certain extent when non-uniform source/drain doping profile is used. 
On the other hand, analysis o f  fixed  source/drain doping profile show ed  that the short 
channel effect and DIBL are well suppressed in devices with large Fin heights. Moreover, 
the analysis showed that the I ds increases with large fin height. The high I ds was due to
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the large fin size. Increasing the fin height would not increase the leakage current because 
the potential barrier between the source and drain remains the same. But the extent to 
which the fin height could be increased for a given channel length and fin width needs to 
be determined.
Saha [35] studied the performance of NMOS FinFETs based on fin width and 
channel length using 3D simulations. The simulation results of a 20 nm NMOS FinFET 
was compared with a conventional planar NMOS with a double-halo MOSFET structure 
[35]. A 2D cross-section of a NMOS with double-halo structure is shown in [35]. The 
comparison showed that the NMOS FinFET device outperformed the planar NMOS with 
double-halo structure. It was observed that the double-halo MOSFET device architecture 
offers a great potential in achieving a manufacturable nanoscale conventional CMOS 
technology down to 25 nm regime.
2.5 Fabrication Of VLSI Circuits Using Finfets
Yang et. al. [36] demonstrated a high performance 35 nm CMOS FinFET device. The 
ON-current of the NMOS FinFET was 1240 and that of the PMOS FinFET was
500 jiiA/jom. The OFF-current in the device was 200 nA/fjm. The performance of this 
CMOS device exceeded the projections of ITRS (International Technology Roadmap for 
Semiconductors) [37]. Excellent hot carrier immunity was also achieved in these devices. 
The performance of these devices could be further improved by using an alternate gate 
material for n^ poly. The Dual poly gate technology and the mid-bandgap technology 
were the suggested alternative gate technologies.
A simplified CMOS FinFET device fabrication process was demonstrated by Choi et.
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al. [38] for sub-20 nm gate length FinFET. Selective Ge deposition by LPCVD process 
was used to fabricate the raised source/drain structures. These raised structures 
minimized the source/drain series resistance and also improved the drive current of the 
device. The fabrication process was similar to the conventional SOI CMOS process. The 
fabrication process also resulted in a smaller gate to source/drain overlap and increased 
drain current I d s -
Nowak et. al. [39] demonstrated an operational six-transistor SRAM cell. The cell 
size of this SRAM was reported to be 4.8 180 «m-node technology was used in this
fabrication. A mask used in the conventional 180 nm CMOS was modified to make the 
FinFET device. Some manual adjustments were made to the CMOS layout to make it 
compatible with FinFET. Stable data retention, read/write operations were achieved in 
the same area as that used by a conventional planar cell. Thus, the compatibility of the 
fin-type Double-Gate CMOS technology for VLSI applications was well established.
The performance of FinFET for analog and RF applications was investigated by 
Nowak et. al. [40]. The effect of low frequency noise in PMOS FinFET with poly-Si gate 
was mainly due to the fluctuation in the number of carriers. The noise characteristics 
seemed to vary among the devices having small geometry. Further study on the noise 
behavior of the device indicated that the average gate voltage noise was constant in the 
weak inversion region and increased in a quadratic manner in the strong inversion region. 
No change in the noise level was observed even when different gate materials were used. 
These results clearly show that the carrier fluctuation was the main reason for the high 
noise level deviation. The reason behind the carrier fluctuation was the variation in the 
concentration of oxide traps. This adversely affects the number of free carriers and their
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mobility. The overall analysis of the noise characteristics of the FinFET device showed 
that it is a promising candidate for future analog and RF applications.
Rainey et. al. [41] experimentally demonstrated a four stage inverter chain using the
0.18 jjm FinFET based on the current CMOS technology. The performance of the 
individual device was satisfactory, but, when the device was integrated to form a CMOS 
circuit, the output was not along the expected lines. There were kinks in the output of the 
inverter chain. Moreover, the output levels did not swing to their maximum (Vdd) or 
minimum (Vss) values. Thick fin width resulting in large leakage was found to be the 
major factor contributing to this unsatisfactory performance.
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CHAPTER 3
ANALYSIS OF SUBTHRESHOLD BEHAVIOR BY SOLVING LAPLACE, AND
POISSON EQUATION
3.1 Introduction
Scaling of devices is one of the key factors driving the growth of semiconductor 
industry. When devices are scaled, the control of the gate on the channel decreases due to 
the large drain depletion region (which is comparable to the channel length in the short 
channel devices). This effect of decrease of gate-control on the channel is called Short 
Channel Effect (SCE).
The continuous scaling of CMOS devices beyond the 100 nm technology is hard due 
to the high short channel effect exhibited by these planar MOSFET devices. FinFET- a 
proposed novel MOSFET structure, is capable of reducing this short channel effect 
beyond 100 nm technology. The short channel effect is measured using a parameter 
called the S-factor. The S-factor is given by the following expression:
 ^ dV  1S = 2.3x ———— (mV/dec) (3.1)
V " ) /
where V qs is the applied gate to source voltage and I ds is the drain to source current in 
the device. The S-factor measures the amount of control the gate has on the channel and 
provides an indication of the switching speed of the device.
When the applied gate voltage is less than the threshold voltage (subthreshold
22
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condition) of the device, the current I d s  i s  not zero. The current I d s  in this region is a 
diffusional current because the lateral component of electric field in the channel is nearly 
zero, resulting in the drift component of current to become zero. This diffusional
subthreshold current is inversely proportional to the diffusional barrier height as:
Ids (X exp kT (3.2)
where y/s = { xln19 J L J is the diffusional barrier faced by the carriers moving
from source to drain, which is also the difference between the source potential and the 
lowest potential point in the channel. From (3.2), the change in the channel band bending 
is proportional to the change in the logarithm of current. Hence, an alternative expression 
for S-factor is given by:
S = 2.3x ( kT^ XI 9 ; (mV/dec) (3 3)
The calculation of change in band bending (9 y /s) requires the calculation of surface 
potential y /s  for different V q s -  The surface potential y /s  can be obtained either by solving 
the Laplace equation (without ionized dopant charge) or Poisson equation (with ionized 
dopant charge). The expression for Laplace equation and Poisson equation are given, 
respectively, as:
(3.49 
(3 5)
where ^ is the potential, q is the electron charge and £s is the dielectric constant of the 
material, y /s  can be computed as the difference of the source potential and the lowest
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potential point in the channel along a grid line.
Typically, the FinFET - is a fully depleted SOI device, since the high source/drain 
doping concentration completely depletes the channel. The spatial charge due to the 
dopant atoms in the device cannot be neglected in any theoretical analysis. Hence, it is 
necessary to solve the Poisson equation to obtain y/s.
Unlike the planar MOSFET, the FinFET device has a three-dimensional device 
structure. The surface potential of a FinFET structure is obtained by solving the 3D 
Poisson equation given by;
It is impossible to find an analytical solution for this complex 3D structure of a 
FinFET. Hence, a numerical solution is considered the only possibility for determining 
the S-factor of the device. For finding a numerical solution of 3D Poisson equation, an 
electromagnetic simulation package called Maze [42] is used in this analysis.
3.2 Determination Of S-Factor By Solving 3D Laplace, And Poisson Equation
3.2.1 Maze: 3D Electromagnetic Simulator
Maze -  is a three-dimensional electromagnetic simulation package. It is capable of 
numerically solving 3D Poisson equation for complex geometries with several dielectric 
materials. The governing differential equations are converted to a set of coupled linear 
equations at nodal points, used for dividing the solution space into small volume 
elements. And then the Maze program solves problems involving electric fields, magnetic 
fields, temperature, electromagnetic radiation, and charged-particle trajectories. The 
Maze program can also solve problems involving complex geometries and non-linear
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materials that are difficult or impossible to solve using analytical methods. Maze program 
is user-friendly and allows the user to gain physical insight into the solution using 
graphical displays. In the Maze program for electrostatic problems, the user can supply 
spatially varying dielectric constant, conductivity, space-charge density and electrode 
potential.
3.2.2 Maze Program For Solving 3D Laplace, And Poisson Equation
The Maze program consists of various tools such as Mesh3, EStat3 and VEStat3. The 
three-dimensional mesh of the test structure is simulated using the Mesh3 program. The 
EStat3 program solves the Poisson equation on a three-dimensional mesh structure. Using 
the VEStat3 program, the potential obtained by solving the Poisson equation can be 
viewed and analyzed.
The Mesh3 program is used to define the 3-dimensional mesh structure for the 
FinFET channel. In the Mesh3 program, the channel region is defined followed by the 
definition of the gate oxide region. Here in this analysis, the gate oxide thicknesses on all 
the sides were assumed to be equal. The thickness of the oxide layer used in this 
simulation is 2.5nm, which is same as the experimental gate oxide thickness [1]. The final 
structure of the FinFET channel appears as if the channel is wrapped around by the gate 
oxide and is shown in the Figure 3.1. In the Figure 3.1, the different portions of the gate 
oxide regions are displayed using different colors.
In the EStat3 program, the dielectric constant of silicon (Es = 11.8) and the gate oxide 
regions (Eox = 3.9) are defined. For solving the 3D Poisson equation, it is required to 
define the boundary conditions. The boundary conditions are the potentials applied to the 
source, drain and the various gate regions. The boundary conditions for the FinFET
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channel are presented in the section 3.3. To analyze the subthreshold behavior, a gate 
voltage less than the threshold voltage (Vos < Vth) and V ds = 1.0 F is applied. The gate 
voltage is applied on the entire oxide plane. For the device analysis with Poisson 
equation, it is assumed that the channel is fully depleted, and hence the uniformly ionized 
dopant charge in the channel is included in the simulation. The EStat3 program solves the 
three-dimensional Poisson equation at all the grid points in the device. The output of the 
program has the potential, (/), corresponding to all the grid points.
Using the VEStat3 program, the potential distribution inside the channel is analyzed. 
The energy band profiles, which is a mirror image of the spatial potential distribution, 
except for the units of e F instead of F, from the source to drain and between the front and 
the back gate is also displayed using this VEStat3 program. The spatial potential 
distribution of the 3D structure is exported to a data file for calculating the S-factor of the 
device.
3.3 Boundary Conditions 
For solving the 3D Poisson equation on the channel, six boundary conditions are 
required. The six boundaries are four gates (top gate, bottom gate, front gate and back 
gate), source, and drain regions.
The boundary potential for the front gate, y/^ G, is given by:
Î^G — Vg - Vfb (3.7)
where Vo is the applied gate voltage and Vfb is the flat band voltage. The flat band 
voltage is defined as the voltage, which must be applied to the gate so as to have zero 
surface potential { y / s  -  0 eV), with flat energy bands over the entire semiconductor
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surface. For a Si-SiO: structure, the flat band voltage is given by the following 
expression:
Vfb = (3.8)
where <zWs is the metal semiconductor work function, Qf is the fixed oxide charge, Qm is 
the mobile charge, Qn is the interface charge, Co is the oxide capacitance, and is a 
unitless quantity representing the centroid of the mobile ion charges in the oxide, 
normalized to the width of the oxide layer. While calculating flat band voltage, it is 
assumed that there are no fixed oxide or mobile charges in the device. This assumption is 
fairly reasonable for a properly processed Si-Si0 2  structure, because the contribution
from the work function difference ( ^ s )  to the flat band voltage is very high when
compared to other parameters in the expression. Hence the expression for Vfb given by 
(3.7) becomes:
Vfb = - Ais (3.9)
The boundary potential for the back gate, y/Bo, is given by:
— Vg - Vfb (3.10)
The boundary potential for the top gate, \j/yg, is given by:
î^ g = Vg - V fb (3.11)
Here in this analysis, the thickness of the top gate oxide is assumed to be equal to the 
thickness of the front and back gates, and hence their boundary conditions are identical. 
The boundary potential for the source, y/s, is given by:
?Fs = Vbi (3.12)
where Vw is the pn-junction built-in-potential between the source/drain to the channel.
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The boundary potential for the drain, y/^, is given by;
= Vbi + Vos (3.13)
where V ds is the potential difference between the drain and the source. The boundary 
potential for the bottom gate, y/Bo, is given by:
(^ o = Vg -V fb (3.14)
The boundary condition for the buried oxide is same as the other gates, since the 
thickness of the buried oxide is assumed to be the same as the thickness of oxide in other 
gates.
3.4 Estimation Of Flat Band Voltage For Poly-Sio.4Geo,6 As The Gate Electrode 
For calculating the flat band voltage of poly-Sio.4Geo.5 for (3.6) - (3.13) in section 3.3, 
the metal-semiconductor work function, ^ s ,  is required. The work function <p^  of poly- 
Sio.4Geo.6 varies with Ge mole concentration and substrate doping concentration. (pMs can 
be determined by performing a C-V analysis using a MGS capacitor.
Since there is no value available for a poly-Sio.4Geo.6 gate with a p-type substrate 
with a doping concentration of Na = 1x10*  ^ cm \  it is calculated by comparing it to a 
poly-Sio.4Geo.6 structure with a known dopant concentration and value. For a MGS 
stmcture with a p-type substrate with a doping concentration of Nm = 8x10*'  ^ cm^ and 
poly-Sio.4Geo.6 as gate, the measured value of (j>Msi = 0.45 eV [43]. In this derivation, 
subscript ‘ 1 ’ represents the p-type substrate with a doping concentration of 
Nm =: 8x10'"  ^ cm'^ and subscript ‘2’ represents the p-type substrate with a doping 
concentration of Na2 = IxlO’  ^ c)n \  The energy band diagram of the substrate ‘1’ with 
poly-Sio.4Geo.6 as Schottky contact is shown in the Figure 3.2.a. The metal semiconductor
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work function difference, ^ s i ,  for the structure shown in Figure 3.2.a is given as:
(&S1 = (Xe+ (Eg/2)+ ( E i -  Ef) i) (3.15)
The energy band diagram of the substrate ‘2’ with poly-Sio.4Geo.6 as Schottky contact 
is shown in the Figure 3.2.b. The metal semiconductor work function difference, ^ S 2 , for 
the structure shown in Figure 3.2.b is given as:
^S2 = (&-(%e+ (Eg/2)+ (E i - Ef)2) (3.16)
Subtracting (3.15) from (3.16) results in:
Aisi + (Ei-Ef) i - ^S2 - (Ei - Ef)2 = 0 (3.17)
Noting that (Ei-Ep) = (kT/q)ln(NA/nO, we get (Ei-Ep)i = 0.2935eF for Nai = 8xlO*V/w'^ 
and (Ei-Ep)2 = 0.3592 e V for Na2 = 1x10*  ^cm^. Using -  0.45 eV, (Ei-Ep)i = 0.293 eV
and (Ei-Ep)2  = 0.3592 eV, we get the metal-semiconductor work function difference for 
the structure with the substrate ‘2 ’, (pMsi, as:
(&S2 = <&s = 0.3843 eF  (3.18)
Using (3.7-3.14) for the potential boundary conditions and (3.18) for a gate bias 
Vg= 0.1843 F we get: y/PG^ " î^ g =  î^g = y/BO = -0.2 F. From (3.12) the source potential. 
Vs is 0.9431 F. From (3.12) for a drain bias of V ds = 1.0 F, the potential appearing on the 
drain end V d  =  V w  +  V ds =  1.9431 F. The potential applied to various gates, source, and 
drain terminals for a gate bias V gs of 0.1843 F and drain bias ( V d s) of 1.0 F are listed in 
the Table I. The gate potential is applied on the entire gate region as applied in a real 
device. Now the EStat3 program solves the Poisson’s equation in the channel with these 
applied potentials.
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3.5 Results and Discussion
3.5.1 Determination Of Band Bending And S-Factor 
VEStat3 program can be used to analyze the potential distribution inside the channel. 
Plots of equi-potential lines for a 2D cross-section of the channel, parallel to the top gate, 
is shown in Figure 3.3. It is observed that the potential lines are linear in the oxides as 
expected for an ideal dielectric. The equi-potential lines are closer together at the drain 
end than the source end and the middle of the channel, indicating larger electric fields at 
the drain end. Since the electric field in the middle of the channel is very small, the drift 
component of the current is negligible as stated in section 3.1.
Plots of equi-potential lines for a 2D cross-section of the channel, parallel to the 
source/drain regions is shown in Figure 3.4. The direction of channel width is represented 
by the y-axis and the direction of the channel height is represented by the z-axis. In 
Figure 3.4, the equi-potential lines are elliptical, since the voltage applied on all the gate 
regions is equal and the channel height is longer than the channel width. Figure 3.4 
clearly shows that the potential value of the ellipse increases towards the center of the 
channel. The potential value of the innermost equi-potential line is found to be higher for 
devices with wider channel, when all the other parameters of the device such as channel 
length, doping concentration and applied bias are kept constant. Hence, the wider the 
channel width, the less will be the control of the gate on the channel. This implies that the 
S-factor of the device will be larger for wider channel devices.
A ID profile of potential is drawn to measure the band bending between the front 
gate and the back gate. The ID line is from the middle of the front gate (L/2, 0, H/2) to
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the middle of the back gate (L, W, H/2) for a V qs = 0.1843 V and V ds = 1.0 F. Potential 
versus position of the channel along the width direction, i.e., y-axis, is shown in 
Figure 3.5. In Figure 3.5 the voltage drop on the oxide is linear as expected for an ideal 
dielectric and the band bending in the channel is also symmetric across the channel.
The band bending between the source and drain can be visualized by plotting a ID 
profile of the potential along the channel length. The potential is obtained along a line 
parallel to the oxide-semiconductor interface, from the middle of the source to the middle 
of the drain, i.e., from the point (0, W/2, H/2) to (L, W/2, H/2) and is shown in Figure 3.6 
for V gs = 0.1843 F and V ds ^ 1.0 F. From the equi-potential lines in the Figure 3.3, it is 
observed that the potential gradually decreases along the channel from source towards the 
middle of the device, reaches lowest potential approximately near the middle of the 
channel, and then increases towards the drain. In Figure 3.6, the difference between the 
source potential and the lowest potential point in the curve is called the band bending for 
the grid line (from (0, W/2, H/2) to (L, W/2, H/2)). This value is obtained for various grid 
lines along the channel length from source to drain using a MATLAB script.
A 3D plot of change in the band bending, 9 versus various points on a 2D cross- 
section of the channel is shown in Figure 3.7. From Figure 3.7, it is observed that the 
change in the band bending is less in the middle of the channel when compared to the 
oxide-semiconductor interface. This implies that the control of the gate on the channel 
decreases from the Si-SiOi interface towards the center of the channel. The change in the 
band bending for a change in the applied gate voltage will be very low in wider channel 
width device, and hence, wider channel-width-devices will have higher S-factor than the 
thinner channel width devices. Further, the change in the band bending is not equal on all
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the four gates because the width and the height of the channel are not equal.
The alternative expression for S-factor (3.2) indicates that for a change in applied gate 
voltage, 9 V g s , the change in the drain current, 9 I d s , is related to the change in the entire 
band bending, dy/s, in the device. But (3.2) requires an overall band bending for the entire 
device. Thus, the spatially varying band bending values are averaged as given below:
'  S.avg —  (3.19)n
where y^ ,avg is the average of entire band bending in the device and n is the number of 
grid points in the source/drain. Using (3.19), the expression for the S-factor becomes:
' k fS = 2.3 X X as (mV/dec) (3.20)
\  ”  a.mg J
The S-factor obtained from this 3D analysis is a key parameter in determining the 
switching performance of the device.
3.5.2 Analysis Of S-Factor Surface Plot 
The S-factor is calculated using Poissons equation and Laplace equation for different 
channel widths with a fixed channel length and height of 50 nm. A plot of simulated 
S-factor versus thickness is shown along with the experimental value [1] in Figure 3.8. 
The plot shows that the S-factor of the device increases as the channel width increases. 
The agreement between the simulated results obtained by solving the Poisson equation 
and the experimental results is within 10%. There is a significant difference between the 
S-factor value predicted by the Poisson equation and the Laplace equation for wider 
channel width devices, but this difference in S-factor value gradually decreases as the 
channel length decreases. It can be inferred that for small channel length devices, the S-
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factor can be obtained by solving the Laplace equation instead of Poisson equation.
The simulation results of the analytical approach using Laplace equation are shown in 
[31]. Note that the agreement between the results of the experiments and the analytical 
model in [31] is only within 25%. The reason for better agreement between our results 
and the experimental value is the inclusion of charge due to dopant atoms, i.e., using the 
Poisson equation and the inclusion of oxide potential drop.
The Analysis of the subthreshold behavior of FinFET using Maze is an excellent first 
order analysis. Since the Maze program has not included the primary and secondary 
effects, which a real FinFET device would exhibit during its operation in a circuit, a 
comprehensive device simulator is necessary for a complete and more thorough analysis 
of the subthreshold behavior of the device.
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PROCESS AND DEVICE MODELING USING TAURUS TOOL
4.1 Introduction
The analysis of the subthreshold behavior of the FinFET device using the MAZE 
program only provided a first order solution for determining the S-factor of the device. 
This is because the MAZE program provides electro-static solutions without considering 
the dynamic free carrier distribution in the device. Moreover, it does not include the 
effect of drain potential on the depletion width, the parasitic resistance of the source and 
drain regions, and the electrode contact resistance.
A complete analysis of the subthreshold behavior of FinFET is possible by simulating 
FinFET in a device simulator. Since FinFET is a 3D device, simulating FinFET in a 3D 
simulator Taurus is most appropriate for the subthreshold analysis of FinFET. In this 
analysis, the FinFET device is process-simulated using the Taurus process tool.
The Ids - Vgs characteristic for the device is simulated using the Taurus device 
simulation tool. The subthreshold behavior is analyzed by extracting the S-factor from 
the In(lDs) - Vgs characteristics. The S-factor is calculated for various FinFET device 
dimensions and the effect of FinFET geometry on the subthreshold behavior is analyzed.
34
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4.2 Taurus Tool: Process And Device Tool
Taurus Process & Device are three-dimensional process and device simulation 
programs, respectively. The Taurus process simulation tool simulates the fabrication 
steps used to manufacture the semiconductor devices. The Taurus device simulation tool 
simulates the complete electrical and thermal characteristics of the semiconductor 
devices.
Typical process steps simulated using Taurus process tool are ion implantation 
diffusion, oxidation, silicidation, deposition, and etching. The process tool can predict the 
impurity profiles of the 3D structure generated by the fabrication process. The 
mechanical stress developed during processing can also be analyzed using this tool.
The Taurus tool has an efficient automatic mesh generation capability, which greatly 
facilitates the simulation process. This advanced adaptive mesh generation capability of 
the Taurus tool generates optimal grids for accurate solutions. Taurus encompasses a 
large number of models for deposition, etching, implantation, diffusion, oxidation, 
silicidation, and other fabrication steps.
The device simulation capabilities of the Taurus device tool includes simulating the 
electrical and thermal characteristics for a wide variety of devices, from deep submicron 
MOSFETs or bipolar devices to large power device structures. The investigation of 
various phenomena, such as channel length modulation, breakdown, and other parasitic 
effects, can be accomplished quickly and easily. The user can input new equations and 
models in the device simulation using a built-in interface in the Taurus tool called 
Physical Model and Equation Interface (PMEl).
The program uses dynamic memory allocation, and hence the size of the simulation
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problem is limited only by the capacity of the computer. The recommended memory 
range of the computer necessary for the simulation is from 32 MB for one-dimensional 
simulation to 1 GE for three-dimensional simulations.
4.3 Process Simulation Of FinFET Device 
A process simulation procedure for a 50 nm channel length FinFET with a fin width 
of 30 nm and a fin height of 50 nm is presented in this section. The simulation procedure 
and process parameters are the same for all the dimensions of the FinFET, but the mask 
file varies with the dimensions of the FinFET device. The mask file consists of two 
different masks, namely, the fin mask and the gate mask. By changing the coordinates of 
the Fin mask and gate mask, one can vary the dimensions of the FinFET device.
A p-type Si-substrate with a doping concentration of 1x10*  ^ cm'^ was used as a 
starting material. The device symmetry of the FinFET structure in all three dimensions,
i.e., source to drain, top to bottom, and left to right, is exploited and only one-quadrant of 
the full FinFET device structure is process simulated. Reflecting one quadrant of the 
device about appropriate mid-planes going through the center of the device, the other 3 
quadrants can be obtained which will complete the full device.
On the Si-substrate, a 100 «w buried oxide (BOX) was deposited followed by 50 nm 
thick Si. This forms the SOI substrate for the FinFET design with Fin height (Hfm) of 
50 nm. 3D structure of the SOI substrate with masking oxide is shown in Figure 4.1. A 
layer of m asking oxide is deposited. After depositing the masking oxide, the fin is 
patterned using a fin mask, and then the masking oxide is removed. The structure of the 
device after etching the masking oxide is shown in Figure 4.2. A top gate oxide of
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thickness 40 nm is then deposited on the silicon substrate and is shown in Figure 4.3.
A back gate oxide of thickness 1.5 nm was deposited followed by a layer of 
polysilicon material. The structures of the device after the gate oxide deposition and 
polysilicon deposition are shown in Figure 4.4 and 4.5, respectively. The unwanted 
polysilicon region is then etched using a gate mask and the structure of the device after 
this step is shown in Figure 4.6. Subsequently, Silicon Nitride is deposited, which is used 
to prevent accidental implantation of the channel with source/drain implant. The structure 
of the device with silicon nitride covering the fin and isolating the source/drain regions 
from the gate is shown in the Figure 4.7.
The source/drain regions are formed by ion implantation with a dopant dose of 
4 x 1 cm'^ and energy of 20 keV  to achieve a source/drain dopant concentration of 
2.71x10^* cm'^. Following the ion implantation, of source/drain regions a step of Rapid 
Thermal Processing (RTF) is carried out in such a way that the highly doped source/drain 
regions will diffuse into the fm and will overlap with the region under the gate. This 
overlap is necessary to avoid discontinuity of the channel at the source and drain end 
even after strong inversion of the channel. The temperature and the time for the RTF 
should be selected in such a way that there is a small spatial overlap between the 
source/drain and the region below the gate electrode. For a given channel concentration, 
longer annealing time and higher temperature of the RTF will result in either shorting of 
source and drain or high overlap gate to source/drain capacitance.
The already processed device structure has one quarter of the top gate, one half of the 
back gate and the source. The structure is reflected about the YZ plane (going through the 
middle of the device from top gate oxide to the buried oxide along the Y direction and
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going through the back gate oxide to the front gate oxide along the Z direction) to form 
the other half of the back gate and drain. After reflection, the device structure has the 
back gate, one half of the source, drain and top gate, as shown in the Figure 4.8.a. The 
stmcture is again reflected about the XY plane (going through the middle of the device 
from the source to drain along the X direction and going through the top gate and buried 
oxide along the Y direction) to form the front gate and the other half of the source, drain, 
and top gate. These two reflections, one about the YZ plane and the other about the XY 
plane, complete the whole FinFET device stmcture as shown in Figure 4.8(b). Thus, the 
symmetry of the device is perfectly utilized in this simulation to save computational time 
and memory without losing the accuracy of the solution. The final stmctures of the 
FinFET with and without nitride regions, are shown in Figures 4.9 and 4.10, respectively. 
A compiled picture of the whole process flow of the device is shown in Figure 4.11.
4.4 Finding An Alternate Material For Gate Electrode 
In the deep sub-micron regime, the need for a mid-gap work function gate material 
becomes unavoidable. This is because as the device size is scaled, the V* of the device 
decreases, and the device will turn ON even without the application of a gate voltage, and 
the subthreshold values of the device also increases. To overcome these problems, the use 
of mid band gap work function gate material becomes necessary. From the energy band 
balance analysis for a MOSFET with a p-substrate and n^ poly gate the metal- 
semiconductor work function difference, (|)m s , can be written as:
<1)m s = (|)M - (%e + (Eg/2) - (|)f )  (4.1)
where (])m is the metal semiconductor work function, is the electron affinity of silicon.
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Eg is the energy band gap and (|)f  is the bulk potential. With (])m  = 4.05 eV, Xc= 4.1 eF, 
and Eg= 1.12 e F (4.1) reduces to:
(|)Ms ~ - 0.56 - (j>F (4.2)
If the p-type substrate is degenerately doped, then it is reasonable to assume that 
(|>MS =0 eF, which implies that the device will be ON even when Vgs = 0 F. When a gate 
material with a higher gate work function is used, i.e., (|)m s > 0, the device will not be ON 
at Vgs = 0 F. This leads to a smaller S-factor. However, for replacing the polysilicon 
material, the material should be process-compatible with the earlier fabrication process, 
resistant to high temperature, and above all, it should have a mid-band gap work function.
Titanium silicide. Nickel silicide. Molybdenum silicide, and Cobalt silicide are 
excellent mid band gap work function materials which satisfy the criteria for replacing 
the polysilicon gate technology. It is observed that the performance of the FinFET device 
is better with titanium silicide and nickel silicide compared to the other two silicides. The 
reason for this behavior is the inability of Molybdenum silicide and Cobalt silicide to 
withstand high temperature during processing. But titanium silicide has a major 
disadvantage of having high contact resistance when used with p-type diffusion layer. 
The nickel silicide is better when compared to the titanium silicide because the nickel 
silicide is robust and can withstand high temperature during processing.
Depositing nickel metal on the polysilicon material forms a nickel silicide gate. At a 
high temperature of -600°C, nickel combines with silicon forming nickel silicide. Nickel 
silicide is a very low resistive material. The nickel silicide has various stoichiometry 
forms depending upon the silicon concentration. Hence, the work function of the nickel 
silicide varies with the silicon concentration.
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Nickel mono silicide (NiSi) with a work function of 4.9 eF  is used in this simulation. 
In this analysis, the FinFET device is process-simulated using the n^ polysilicon material. 
During the device simulation, the work function of n^ polysilicon material is replaced by 
the work function of the nickel silicide material. This is done to overcome the inability of 
the simulator to simulate the deposition of NiSi with a desired work function.
4.5 Results And Discussion
4.5.1 I ds versus V gs
With VsuB = 0 F and V ds = 50 otF, the gate voltage is ramped from 0 F to 1.5 F in  
increments of 0.1 F. The V* and the subthreshold value are obtained from the program 
using the extract command. The I d s- V gs characteristics of a FinFET with channel length, 
Lfiti = 50 nm, fin width, Tfm = 30 nm, and fin height, Hfm = 50 nm, with a drain bias, 
V ds = 0.05 F, and gate bias, V gs = 1.5 F, is shown in the Figure 4.12. Iu ( I d s)  - V qs 
characteristics obtained from the simulations are shown in Figure 4.13.
Nickel silicide is used as a gate material in this device simulation. It is observed from 
Figure 4.12 that the Vth of the device is high, i.e., Vth = 0.78 F. The reason for the high 
Vth is the high value of 4.9 eV  used for the work function of nickel silicide. When 
materials with work function difference close to mid band gap work function is used as a 
gate, the Vth of the device will be high [29].
The S-factor, which is a measure of the subthreshold behavior of the device, is 
extracted from the 1u ( I d s) - V gs characteristics of the FinFET device. The S-factor of the 
above said device is found to be 67 mV/dec, which is close to the ideal S-factor of 
60 mV/dec.
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4.5.2 Dependence of S-Factor On Device Dimension 
The S-factor for various channel lengths and widths for a constant fin height are 
obtained from the device simulation of FinFET. The fin height is not a dominant 
parameter, and will not affect the depletion capacitance or the current flowing through the 
device, because the band bending from source to drain remains the same even for 
different fin heights. The fin height and the gate oxide thickness are kept constant in this 
analysis. The fin width Tfm is in the range of 10 nw to 40 nm and the channel length Lg is 
in the range of 20 nm to 50 nm. A plot of S-factor versus channel length (Lg) for various 
fin widths is shown in the Figure 4.14. It is observed that, for a constant channel width, 
the S-factor increases exponentially with decreasing channel length and this exponential 
rise decreases on increasing fin thickness. For a longer channel length FinEFT device the 
S-factor is close to the ideal value of 60 mV/dec and for these longer channel length 
devices, the increase in channel thickness does not increase the S-factor drastically. An 
empirical formula given by:
S = 60-i-Kiexp
^ L  ^
- K 04 3)
V V /by
is used to fit the curves of S-factor measured at T = 300AT. Two points from the 
simulation data were used to obtain Ki and K2 . The values of Ki and K2 obtained from 
fitting the curves are 19926.58 mV/dec and -1.3539 nm'*^ ,^ respectively. The S-factor of 
devices with fin widths in the range of 10 «w to 40 nm are compared with the S-factor 
calculated using the empirical relation (4.3). These are shown in the Figures 4.15 to 4.18.
A plot of S-factor versus —p£— is shown in the Figure 4.19, which indicates that the S-
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factor obtained from the Taurus simulation and the empirical equation (4.3) agree fairly 
well in most cases. Based on this empirical relationship, given a device dimension, we 
can calculate the S-factor of the device. Thus this empirical equation can be used as a rule 
of thumb for device design.
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CHAPTER 5
CONCLUSION AND RECOMMENDATIONS 
A first order electrostatic and device analysis using Maze program is performed by 
solving the Poisson equation over the entire FinFET channel. From the electrostatic 
potential distribution, the change in the band bending and the S-factor of the device are 
calculated for various fin dimensions. The S-factors obtained from this analysis for 
various fin dimensions are in excellent agreement with the experimental results [1]. It is 
observed that the S-factor increases as the channel width Tfm increases. The increase in 
the S-factor is due to the decrease of the control of gate on the channel, as the channel 
width Tfm increases. It is observed that there is a significant difference between the 
S-factor obtained from the Laplace equation and the Poisson equation for devices for 
wider channel width devices. But, the difference gradually decreases as the channel width 
decreases. For a device with small channel width, the value of S-factors obtained from 
the Laplace equation and the Poisson equation are the same.
The Maze analysis does not include the secondary effects occuring a device. 
Simulating the FinFET device in Taurus device simulator does a detailed numerical 
analysis of the subthreshold behavior of FinFET. In this analysis nickel silicide is used as 
a gate. The S-factor is obtained from the inverse of the slope of the In(lDs) - Vos 
characteristics for various fin dimensions with the channel length Lg in the range of 
20 nm - 50 nm and with the fin width Tf,„ in the range of 10 nw - 40 nm. It is observed
43
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that the S-factor increases exponentially with decreasing channel length and the rate of 
the exponential rise increases on increasing the channel thickness. For devices with 
longer channel lengths, the value of S-factor is close to the ideal value of 60 mV/dec. 
From the simulated S-factor, an empirical relationship using S, Lg and Tfm is obtained and 
proposed. The S-factor calculated from the empirical relationship is in excellent 
agreement with the S-factor obtained from the Taurus simulation. Hence, the proposed 
empirical relationship can be used as a rule of thumb in determining the S-factor for 
FinFET devices with various fin geometry.
The following issues are recommended for further investigations:
• The FinFET device simulated using Taurus has a high Vth. The high Vth of the device 
can be reduced in two ways: either by using undoped or low channel doping 
concentration when a material with high workfunction, NiSi, is used as a gate 
material; or by using a material with lower work function, n^ poly, as a gate material 
when the channel concentration is high.
• The performance of the device can be improved further by doing halo doping of the 
channel.
• Reducing the thickness of the top gate oxide, which will increase the control of the 
gate on the channel, can further drive the S-factor of the FinFET device towards the 
ideal value of 60 mV/dec.
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APPENDIX
TABLES AND FIGURES
Table. 1. Potential applied to various gate, source and drain regions.
Regions Potential applied (V)
Top gate, V tg 0.1843
Bottom gate, V bo 0.1843
Front gate, V fg 0.1843
Back gate, V bg 0.1843
Source, Vs 0.9432
Drain, Yd 1.9432
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Lg=50nm 
Tfjj^  =20nm
Hfjj^= 50nm 
Tqx =1.5 nm 
Nsub = 1 X10^ ® cnv
Back Gate oxide
X
Top Gate oxide
Source
A
Drain
Front Gate oxide
Bottom Gate oxide
Figure 3.1 Three-dimensional structure of a uniformly doped FinFET channel.
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Figure 3.2 The energy band diagram of Si with poly-Sio.4Geo.6 as Schottky contact.
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Figure 3.3 2-D cross-section of the FinFET taken along the channel.
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Figure 3.4 2-D cross-section of the FinFET, taken across the channel from the middle of 
the front gate to the middle of the back gate.
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Figure 3.5 Variation of the potential across the channel from the middle of the front gate 
to the middle of the back gate.
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Figure 3.6 Variation of the potential along a grid line from the middle of the source to the 
middle of the drain.
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Figure 3.7 2D Surface plot of change in band bending versus channel cross-section 
measured at (Lfm/ 2).
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Figure 3.8 A plot of S-factor versus channel width along with experimental values [1].
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Figure 4.1 SOI substrate of the FinFET with masking oxide
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etched.
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Figure 4.4. Deposition of the back gate oxide of thickness Tox=1.5«w.
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Figure 4.5. Structure of the device after depositing a layer of polysilieon material.
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Figure 4.6. Structure of the device after removing the unwanted polysilicon material.
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Figure 4.7. FinFET with silicon nitride isolating the gate from the source/drain regions.
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Figure 4.8. (a) Structure of the device after reflecting the FinFET about the YZ plane, to 
form the back gate, one half of the drain and the top gate, (b) Structure of the FinFET 
after reflecting about the XY-plane, forming the complete device structure.
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Figure 4.9. 3D Structure of the FinFET with the nitride spacer.
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Figure 4.11. A compiled view of the process simulation of FinFET
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Figure 4.12. Simulated I ds versus V gs eharaeteristies of the FinFET.
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Figure 4.13. Simulated Iu ( I d s )  versus Vos characteristics of the FinFET.
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Figure 4.14. S-factor versus fin length (Lg) of FinFET with various Fin thickness, Tfm
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Figure 4.15. S-factor of FinFET with Tf,n= 10 nm versus fin length along with the 
analytical solution.
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Figure 4.16. S-factor of FinFET with Tfm= 20 nm versus fin length along with the 
analytical solution.
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Figure 4.19 Comparison of S-factor obtained from taurus simulation and analytical 
equation.
R ep ro d u ced  with p erm issio n  o f  th e  copyrigh t ow n er. Further reproduction  prohibited w ithout p erm ission .
REFERENCES
[1] Hisamoto, W.-C. Lee, J. Kedzierski, H. Takeuchi, K. Asano, C. Kuo, E. Anderson, 
T.-J. King, J. Bokor, and C. Hu, “FinFET - A Self-Aligned Double-Gate MOSFET 
Scalable to 20nm”, Electron Devices, IEEE Transactions on, vol. 47 Issue: 12, pp. 
2320 -2325, Dec. 2000.
[2] B. Yu, L. Chang, S. Ahmed, H. Wang, S. Bell, C.-Y. Yang, C. Tabery, C. Ho,
Q. Xiang, T.-J. King, J. Bokor, C. Hu, M.-R. Lin, and D. Kyser, “FinFET Sealing 
to lOnm Gate Length”, Electron Devices Meeting, 2002. lEDM '02. Technical 
Digest. International, pp. 251 -254, 8-11 Dec. 2002.
[3] Arora, N. 1993. MOSFET Models for VLSI Circuit Simulation: Theory and 
Practice. New York: Springer-Verlag, 605 p. ISBN 321182395-6, ISBN 0-387- 
82395-6.
[4] Taurus, Version 2002.4, Synopsys Corp., Mountain View, CA, 2002.
[5] Y.-K. Choi, L. Chang, P. Ranade, J.-S. Lee, D. Ha, S. Balasubramanian,
A. Agarwal, M. Ameen, T.-J. King, and J. Bokor, ’’FinFET process refinement for 
Improved Mobility and Gate Work Function Engineering”, Electron Devices 
Meeting, 2002. lEDM '02. Digest. International, pp. 259 -262, 8-11 Dec. 2002.
[6] Y. Taur, C. H. Wann, and D.J. Frank, “25nm CMOS Design Considerations”, 
Electron Devices Meeting, 1998. lEDM '98 Technical Digest., International, pp. 
789-792, 6-9 Dec. 1998.
73
R ep ro d u ced  with p erm issio n  o f  th e  copyrigh t ow n er. Further reproduction  prohibited w ithout p erm ission .
74
[7] Y. Taur, “CMOS Scaling Beyond O.lum: How Far Can It Go?”, VLSI Technology, 
Systems, and Applications, 1999. International Symposium on, pp. 6 -9 , 8-10 June 
1999.
[8] S. Kubicek, and K.D. Meyer, “CMOS scaling to 25nm Gate Length”, Advanced 
Semiconductor Devices and Microsystems, 2002. The Fourth International 
Conference on, pp. 259 -270, 14-16 Oct. 2002,
[9] D.J. Eaglesham, “0.18um CMOS and beyond”. Design Automation Conference, 
1999. Proceedings. 36th, pp. 703 -708, 21-25 June 1999.
[10] R. Chau, J. Kavalieros, B. Roberds, R. Schenker, D. Lionberger, D. Barlage, B. 
Doyle, R. Arghavani, A. Murthy, and G. Dewey, “30nm physical Gate Length 
CMOS Transistors with l.Ops n-MOS and 1.7 ps p-MOS gate delays”. Electron 
Devices Meeting, 2000. lEDM Technical Digest. International, pp. 45 -48, 10-13 
Dec. 2000,
[11] J R. Brews, “Subthreshold Behavior of Uniformly and Nonuniformly Doped Long- 
Channel MOSFET”, Electron Devices, IEEE Transactions on, vol. ED-26, N0.9, 
pp. 1282-1291, Sep 1979.
[12] S.Saha, "ECG-753 Advanced Topics in Semiconductor Devices", Lecture notes.
[13] G.W. Taylor, “Subthreshold Conduction in MOSFET’s”, Electron Devices, IEEE 
Transactions on, vol. ED-25, NO.3, pp. 337 -350, Mar 1978.
[14] H.S. Shin, C. Lee, S.W. Hwang, B.G. Park, and H.S. Min, “Channel Length 
Independent Subthreshold Characteristics in submicron MOSFETS”, Electron 
Device Letters, IEEE, vol. 19 Issue: 4, pp. 137 -139, April 1998.
R ep ro d u ced  with p erm issio n  o f  th e  copyrigh t ow n er. Further reproduction  prohibited w ithout p erm ission .
75
[15] Y.-K. Choi, T.-J. King, and C. Hu, “A spacer patterning technology for nanoscale 
CMOS”, Electron Devices, IEEE Transactions on, vol. 49 Issue: 3, pp. 436 -441, 
Mar 2002.
[16] Y.-K. Choi, T.-J. King, and C. Hu, “Spacer FinFET: Nano-seale CMOS technology 
for the Terabit Era”, Semiconductor Device Research Symposium, 2001 
International, pp. 543 -546, 5-7 Dec. 2001.
[17] N. Lindert, Y.-K. Choi, L. Chang, E. Anderson, W.-C. Lee, T.-J. King, J. Bokor, 
and C. Hu, “Quasi-planar FinFETs with selectively grown germanium raised 
source/drain”, SOI Conference, 2001 IEEE International, pp. I l l  -112, 2001.
[18] N. Lindert, L. Chang, Y.-K. Choi, E.H. Anderson, W.-C. Lee, T.-J. King, J. Bokor, 
and C. Hu, “Sub-60-nm Quasi-Planar FinFETs Fabricated Using a simplified 
Process”, Electron Device Letters, IEEE, Volume: 22 Issue: 10, pp. 487 -489, Oct.
2001 .
[19] D M. Fried, A.P. Johnson, E.J. Nowak, J.H. Rankin, and C.R. Willets, “A sub 40- 
nm body thickness n-type FinFET”, Device Research Conference, pp. 24 -25,
2001 .
[20] X. Huang, W.-C. Lee, C. Kuo, D. Hisamoto, L. Chang, J. Kedzierski,
E.H. Anderson, H. Takeuchi, Y.-K. Choi, K. Asano, V. Subramanian, T.-J. King,
J. Bokor, and C. Hu, “Sub 50-nm P-Channel FinFET”, Electron Devices Meeting, 
1999. lEDM Technieal Digest. International, pp. 67 -70, 5-8 Dec. 1999.
[21] J. K edzierski, D .M . Fried, E. J. N ow ak, T. Kanarsky, J. H. Rankin, H. Hanafi,
W. Natzle, D. Boyd, Y. Zhang, R.A. Roy, J. Newbury, C. Yu, Q. Yang, P.
Saunders, C.P. Willets, A. Johnson, S.P. Cole, H.E. Young, N. Carpenter, D.
R ep ro d u ced  with p erm issio n  o f  th e  copyrigh t ow n er. Further reproduction  prohibited w ithout p erm ission .
76
Raowski, B.A. Rainey, P. E. Cottrell, M.Ieong, and H.-S.P. Wong, “High 
Performance symmetric-gate and CMOS-compatible Vt asymmetric-gate 
FinFETdevices”. Electron Devices Meeting, 2001. lEDM Technical Digest. 
International, pp. 19.5.1 -19.5.4, 2-5 Dec. 2001.
[22] J. Kedzierski, E. Nowak, T. Kanarsky, Y. Zhang, D. Boyd, R. Carruthers, C.
Cabral, R. Amos, C. Lavoie, R. Roy, J. Newbury, E. Sullivan, J. Benedict, P. 
Saunders, K. Wong, D. Canaperi, M. Krishnan, K.-L. Lee, B.A. Rainey, D. Fried,
P. Cottrell, H.-S.P. Wong, M. leong, and W. Haensch, ”Metal-gate FinFET and 
fully-depleted SOI devices using total gate silicidation”. Electron Devices Meeting, 
2002. lEDM '02. Digest. International, pp. 247 -250, 8-11 Dec. 2002.
[23] P. Ranade, Y.-K. Choi, D. Ha, A. Agarwal, M. Ameen, and T.-J. King, “Tunable 
workfunction Molybdenum Gate Technology for FDSOI-CMOS”, Electron 
Devices Meeting, 2002. lEDM '02. Digest. International, pp. 363 -366, 8-11 Dec.
2002 .
[24] H.-C. Lin, M.-F. Wang, F.-J. Hou, H.-N. Lin, C.-Y.Lu, J.-T.Liu, and T.-Y. Huang, 
“High-performance P-channel schottky-barrier SOI finFET featuring self-aligned 
PtSi source/drain and electrical junctions”, IEEE Electron Device Letters, vol. 24 
Issue: 2, pp. 102 -104, Feb. 2003.
[25] H.-C. Lin, M.-F. Wang, F.-J. Hou, J.-T. Liu, F.-H. Ko, H.-L. Chen, G.-W. Huang, 
T.-Y. Huang and S.M. Sze, “Nano-scale implantless Schottky-barrier SOI FinFETs 
w ith excellen t ambipolar perform ance”. D ev ice  Research Conference, 2002 . 60th  
DRC. Conference Digest, pp. 45 -46, 2002.
R ep ro d u ced  with p erm issio n  o f  th e  copyrigh t ow n er. Further reproduction  prohibited w ithout p erm ission .
77
[26] T. Morimoto, H. S. Momose, T. linuma, I. Kunishima, K. Suguro, H. Okano, I. 
Katakabe, H. Nakajima, M. Tsuchiaki, M. Ono, Y. Kasumata and H. Iwai, “A NiSi 
salicide technology for advanced logic devices”, Electron Devices Meeting, 1991. 
Technical Digest., International, pp. 653 -656, 8-11 Dec. 1991.
[27] S.C.H. Ho, M.C. Poon, M. Chan, and H. Wong, “Thermal stability of Nickel 
silicide in different silicon substrates”. Electron Devices Meeting, 1998. 
Proceedings., 1998 IEEE Hong Kong, pp. 105 -108, 29 Aug. 1998.
[28] M.C. Poon, F. Deng, H. Wong, M. Chan, J.K.O. Sin, S. S. Lau, C.H. Ho, and P.G. 
Han, “Thermal stability of Nickel Silicide films in Submicron p-type Poly silicon 
Lines”, Electron Devices Meeting, 1997. Proceedings., 1997 IEEE Hong Kong, pp. 
54-58, 30 Aug. 1997.
[29] Z. Krivokapic, W. Maszara, K. Achutan, P. King, J. Gray, M. Sidorow, E. Zhao, J. 
Zhang, J. Chan, A. Marathe, and M.-R. Lin, “Nickel silicide metal gate FDSOI 
devices with improved gate oxide leakage”. Electron Devices Meeting, 2002. 
lEDM '02. Digest. International, pp. 271 -274, 8-11 Dec. 2002.
[30] M.E. Alperin, T.C. Hollaway, R.A. Haken, C D. Gosmeyer, R.V. Karnaugh, and 
W.D. Parmantie, “Development of the Self-aligned Titanium Silicide Process for 
VLSI Applications”, Solid-State Circuits, IEEE Journal of, vol. 20 Issue: 1, pp. 61- 
69, Feb 1985.
[31] G. Pei, J. Kedzierski, P. Oldiges, M. leong, and E. C. C. Kan, “FinFET Design 
considerations B ased  on 3-d  Sim ualtion and A nalytical M odeling”, Electron  
Devices, IEEE Transactions on, vol. 49 Issue: 8, pp. 1411 -1419, Aug. 2002.
R ep ro d u ced  with p erm issio n  o f  th e  copyrigh t ow n er. Further reproduction  prohibited w ithout p erm ission .
78
[32] S. H. Tang, L. Chang, N. Lindert, Y.-K. Choi, W.-C. Lee, X. Huang,
V.Subramanian, J. Bokor, T.-J.King, and C. Hu, “FinFET- A Quasi - Planar 
Double-Gate MOSFET”, Solid-State Circuits Conference, 2001. Digest of 
Technical Papers. ISSCC. 2001 IEEE International, 5-7 Feb. 2001, Page(s): 118 - 
119, 437.
[33] E. Liu, C. Lin, X. Liu, and R. Han, “Simulation of lOOnm SOI MOSFET with 
FINFET structure”, Solid-State and Integrated-Circuit Technology, 2001. 
Proceedings. 6th International Conference on, vol. 2, 22-25 Oct. 2001, Page(s): 883 
-886 vol.2.
[34] D.-S. Woo, J.-H. Lee, W.Y. Choi, B.-Y. Choi, Y.-J. Choi, J. D. Lee, and B.-G.
Park, “Electrical characteristics of FinFET with Vertically Nonuniform 
Source/Drain doping Profile”, Nanotechnology, IEEE Transactions on, vol. 1 Issue: 
4, pp. 233 -237, Dec. 2002.
[35] S. Saha, “Device charaeteristics of sub-20 nm silicon nanotransistors”. Conference 
proceeding of SPIE, No: 5042, pp. 172-179, Feb. 2003.
[36] F.-L. Yang, H.-Y. Chen, F.-C. Chen, Y.-L. Chan, K.-N. Yang, C.-J. Chen,
H.-J. Tao, Y.-K. Choi, M.-S. Liang, and C. Hu, “35nm CMOS FinFETs”, VLSI 
Technology Digest of Technical Papers 2002 Symposium, pp. 104 -105, 11-13 
June 2002.
[37] International Technical Roadmap for Semiconductors, SIA, 2001.
[38] Y .-K . Choi, N . Lindert, S. Tang, D . Ha, E. Anderson, T.-J. K ing, J. Bokor, and 
C. Hu, “Sub-20nm CMOS FinFET Technologies”, Electron Devices Meeting,
2001. lEDM Technical Digest. International, pp. 19.1.1 -19.1.4, 2-5 Dec. 2001.
R ep ro d u ced  with p erm issio n  o f  th e  copyrigh t ow n er. Further reproduction  prohibited w ithout p erm ission .
79
[39] E.J. Nowak, B.A. Rainey, D.M. Fried, J. Kedzierski, M. leong, W. Leipold, J. 
Wright, and M. Breitwisch, “Functional FinFET-DGCMOS SRAM cell”. Electron 
Devices Meeting, 2002. lEDM '02. Digest. International, pp. 411 -414, 8-11 Dec.
2002 .
[40] J.-S. Lee, Y.-K. Choi, D. Ha, T.-J. King, and J. Bokor, “Low-frequency noise 
characteristics in p-channel FinFETs”, IEEE Eleetron Device Letters, vol. 23 Issue: 
12, pp. 722 -724, Dec 2002.
[41] B.A. Rainey, D.M. Fried, M. leong, J. Kedzierski, and E.J. Nowak, “Demonstration 
of CMOS circuits”. Device Research Conference, 2002. 60th DRC. Conference 
Digest, pp. 47 -48, 24-26 June 2002.
[42] Maze, Version 1.1, Field Precision Corporation, Albuquerque, NM, 2002.
[43] T.-J. King, J R. Pfiester, and K.C. Saraswat, “A Variable-Work-Function 
Polycrystalline-Si 1 -xGex Gate Material for Submicrometer CMOS Technologies”, 
Electron Device Letters, IEEE, vol. 12 Issue: 10, pp. 533 -535, Oct. 1991.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
VITA
Graduate College 
University of Nevada, Las Vegas
Balasubramanian Murugan
Local Address:
4236, Grove Circle, Apt #1 
Las Vegas, NV 89119.
Degree:
Bachelor of Engineering
Electronies and Communication Engineering, 1999 
Bharathidasan University, India
Thesis Title:
Study Of Subthreshold Behavior Of FinFET
Thesis Examination Committee:
Chairperson, Dr. Rama Venkat, Ph. D.
Committee Member, Dr. Samar.K. Saha, Ph. D., 
Committee Member, Dr. Biswajit Das, Ph. D.
Graduate faculty Representative, Dr. Laxmi Gewali, Ph. D.
80
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
